Contact
RTL Design

Clock Domain Crossing (CDC): Risks and Best Practices

Most non-trivial chips contain multiple clock domains running at independent frequencies. Any signal that crosses between these domains risks metastability – a state where a flip-flop's output briefly becomes unpredictable – unless it's handled carefully.

VIDYUTT• July 29, 2026• 2 min read
Figure 1: A signal crossing between two clock domains through a synchronizer to avoid metastability.
Figure 1: A signal crossing between two clock domains through a synchronizer to avoid metastability.

What CDC Involves

The most common technique is a two-flop (or multi-flop) synchronizer, which gives a signal time to settle before it's used in the new clock domain. Multi-bit buses and FIFOs crossing clock domains need more sophisticated handling, such as Gray-coded pointers, to ensure the whole bus is captured consistently. Static CDC analysis tools automatically scan a design for unsynchronized crossings that could cause metastability.

Why It Matters

CDC bugs are notorious for being intermittent – they may pass simulation and even most lab testing, only to appear rarely in the field under specific timing conditions. This makes them some of the most expensive bugs to find after tape-out, and one of the strongest arguments for rigorous CDC verification before committing to silicon.

More in RTL Design

View all
RTL Design Aug 4, 2026 • 2 min read RTL Design Reuse: Building Parameterized, Portable IP Writing RTL once and reusing it across multiple chips – or multiple configurations of the same chip – is one of the highest-leverage practices in digital design. Well-architected, parameterized IP dramatically reduces the engineering cost of future projects. Read article RTL Design Jul 31, 2026 • 2 min read Low-Power RTL Coding Techniques Power consumption is increasingly a first-class design constraint, especially for battery-powered and thermally-limited chips. Many of the most effective power-saving techniques start at the RTL level, long before physical implementation. Read article RTL Design Jul 24, 2026 • 2 min read Finite State Machines: The Backbone of Control Logic Finite State Machines (FSMs) are the workhorse of digital control logic – they sequence operations, manage protocols, and coordinate handshakes between blocks. Nearly every non-trivial RTL design contains multiple FSMs working together. Read article
Build your idea into silicon.
From RTL to real, packaged chips through the VACS program.
Start Your Silicon Journey