Browse by Category
47 articles across the full chip-design journey – from architecture and RTL through verification, implementation, and signoff.
5 articles ASIC Architecture Development SoC building blocks, integration strategy, memory hierarchy, clocking and the PPA trade-offs that shape every chip.
Explore
5 articles RTL Design Writing register-transfer-level hardware that synthesises cleanly, crosses clock domains safely, and can be reused.
Explore
5 articles Design Verification UVM testbenches, assertions, functional coverage and formal methods – proving the design is right before tape-out.
Explore
5 articles FPGA Prototyping Running real software on your design months before silicon, and managing the transition from prototype to production.
Explore
10 articles PD & Signoff End-to-end RTL-to-GDSII implementation – synthesis, floorplanning, clock tree synthesis and DFM, through power planning, IR drop, electromigration, timing signoff and the DRC/LVS checklist that stands between you and the foundry.
Explore
5 articles AI/ML Hardware Accelerators Systolic arrays, dataflow architectures, quantization and the memory bottleneck that really limits accelerator performance.
Explore
5 articles Security & Cryptography Hardware Root of trust, secure boot, PUFs, crypto accelerators and hardening silicon against side-channel attack.
Explore
5 articles Open-Source & Commercial ASIC Design Flows OpenROAD, open PDKs, commercial EDA and the hybrid flows and cost trade-offs between them.
Explore
Latest Articles & Journals
In-depth writing from the VIDYUTT team on ASIC design, fabrication, and secure silicon.
ASIC Architecture Development Clocking and Reset Architecture: Getting the Fundamentals Right Clocking and reset might seem like a background detail, but a poorly planned clock and reset architecture is one of the most common sources of hard-to-debug silicon issues. Getting this right early saves enormous verification and debug effort later.
Read article
Security & Cryptography Hardware Physical Unclonable Functions (PUFs) for Chip Identity Every manufactured chip has microscopic, random variations from the manufacturing process – even chips built from the exact same design. Physical Unclonable Functions turn this natural variation into a unique, hardware-rooted identity for each individual chip.
Read article
ASIC Architecture Development System-on-Chip (SoC) Architecture: The Building Blocks Explained A System-on-Chip (SoC) integrates most or all of a product's core electronics – processing, memory, I/O, and specialized accelerators – onto a single piece of silicon. Understanding the basic building blocks helps make sense of how these complex chips are organized.
Read article
Design Verification Verification Planning: From Specification to Test Plan Good verification doesn't start with writing tests – it starts with a plan. Verification planning translates a design specification into a structured, traceable set of scenarios that must be verified before a chip can be signed off.
Read article
RTL-to-GDSII Implementation Design for Manufacturability (DFM): Improving Yield Beyond the Rules Passing basic design rule checks is necessary but not always sufficient to guarantee good manufacturing yield. Design for Manufacturability (DFM) goes a step further, applying additional techniques that improve yield even within rule-compliant layouts.
Read article
FPGA Prototyping Debugging with FPGA Prototypes One of the biggest advantages of FPGA prototyping is the ability to debug a design running at or near real speed, catching issues that would take impractically long to reproduce in simulation.
Read article
In Depth
Longer reads and journals that walk through a whole process end to end.
Fabrication Understanding MPW Tapeouts: Sharing Silicon, Sharing Cost How Multi-Project Wafer (MPW) shuttles make chip fabrication affordable for universities, researchers, and startups.
Read article
ASIC Design Introduction to the ASIC Design Flow A clear, end-to-end walkthrough of how a digital idea becomes a manufacturable chip – from RTL to GDSII and tapeout.
Read article
Curated by Experts
Content created and reviewed by domain experts.
Reliable & Trusted
Accurate, relevant, and well-researched content.
Always Updated
Stay current with the latest trends and innovations.
For Everyone
Engineers, students, researchers and industry professionals.
Free Resources
Access a wide range of resources at no cost.